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Introduction
Silicon carbide (SiC) as a wide bandgap semiconductor material for power electronic devices has a variety of advantages to the well-established silicon (Si) technology: higher blocking voltages, faster switching, and better heat conductivity. Nevertheless, a plug and play solution into existing technology does not unleash its full potential. The voltage of Modular Multilevel Converter (MMC) cells is mainly limited by the blocking voltage of the semiconductor devices. A series connection of devices increases the blocking voltage, but not without additional measures to distribute the voltage equally among the devices, and possibly a need for higher safety margins. Current MMC cells without series connection of devices may employ high voltage Si semiconductors with blocking voltages of 3.3 kV up to 6.5 kV. They are operated at approximately half the blocking voltage, meaning a maximum of 3.25 kV in the latter case. Ultrahigh-voltage (UHV) SiC bipolar devices are foreseen to be suitable for blocking voltages up to 50 kV [1] [2] . Consequently, the maximum operation voltage of converter cells could be increased by a factor of almost eight. As a result, the amount of cells needed in modular HVDC converters could be reduced by that factor. This may come with certain benefits, such as reduction of converter volume, reduced complexity, increased reliability, lower converter losses, and lower investment cost. Also the use of cells with different voltages in the same arm is a possibility. Modulation strategies for that case have been presented in [3] . This paper will first describe the general concept of such high-voltage SiC-based cells and the simplified conduction characteristic of UHV SiC devices. Subsequently, the aforementioned aspects are discussed and challenges as well as differences to existing concepts described.
prototype semiconductor devices with high blocking voltage capabilities. SiC MOSFETs have reached 15 kV blocking voltage capability [4] . Bipolar SiC devices have reached beyond 20 kV blocking voltage capability in research laboratories, for example 7-39 kV PiN diodes [5] , 27.5 kV integrated-gate bipolar transistors (IGBT) [6] , 20 kV gate turn-off thyristors (GTO) [7] , and 22 kV Emitter turn-off (ETO) thyristors [8] .
The electrical characteristics of UHV semiconductor devices (i.e., SiC IGBT and SiC GTO above 30 kV) have recently been evaluated in [1] . Here, the theoretical performance of these non-existing devices has been predicted and compared using different modeling approaches. It is assumed that the influence of the circuit (gate resistance and stray inductance) on the switching characteristics is negligible. This implies ideal switching conditions. Within this model, a parametric sensitivity analysis is performed to investigate the impact on device characteristics for a number of key parameters, such as charge carrier lifetimes, current densities and different temperatures. This modeling approach has been implemented within this study and details are given in [1] . MMCs with sufficient amount of levels have the advantage that a low switching frequency of approximately 2-3 times the fundamental frequency can be used without harmonic limitations. Thyristor-based devices, which are advantageous in terms of conduction losses, are a suitable fit. The main drawback of bipolar SiC devices regarding conduction losses is the higher knee voltage, i.e. the voltage drop due to the built-in potential. When designing a converter, there will be a break-even point for the use of series connection of Si devices and the use of a single SiC device. For certain cell voltages, the on-state losses of a UHV SiC bipolar device will be lower than those of a series connection of Si devices. The effect is illustrated in Fig. 1 for thyristor-based devices, and in Fig. 2 for IGBTs. A comparison between theoretical SiC device characteristics, computed in [1] , and their already existing Si counterparts is given. The current density J is plotted over the on-state voltage. The disadvantage of the high knee voltage is diminished for higher blocking voltages. On the other hand, higher blocking voltages require a thicker drift region, which increases the resistive part of the on-state voltage. The SiC devices' characteristic has been computed with a carrier lifetime of 10 μs [1] . An optimum in conduction losses can be seen for a blocking voltage between 30 kV and 35 kV. Such a device would have significantly lower on-state losses than a series connection of Si integrated gate commutated thyristors (IGCTs).
High-voltage cell concept
Increasing the cell voltage reduces the amount of cells required per converter arm. This results in a reduction of converter complexity and auxiliary electronics (gate drivers, auxiliary power supply, control hardware, etc). As a test case, the cell voltage was increased by a factor of ten, from 1650 V (conventional 3.3 kV Si IGBT modules) to 16.5 kV (UHV 33 kV SiC device), as shown in Table I . As mentioned before, thyristor-based semiconductors are a suitable fit for MMCs, due to their superior conduction performance. The use of IGCTs for HVDC converter cells has been experimentally verified in [11] . A comparison between conventional IGBT cells and IGCT cells regarding losses, reliability and cost of the converter has been presented in [12] . Wire-bonded modules (WBM), which are commonly used for IGBTs, fail into an open circuit if exposed to sufficiently high currents. Such a failure might cause an explosion, since the silicone gel within the WBM evaporates. Since IGCTs are implemented in press pack (PP) housing, they feature the advantage of a short-circuit failure mode [13] . PP implementations for IGBTs also exist, however, they are more complex than IGCT implementations, since several smaller chips have to be paralleled.
IGCTs need a series reactor, to limit the slope of the current during switching. This is due to the time the plasma needs to spread across the wafer plane, known as spreading time. If the current rise is not limited, a hot spot might be created close to the gate, at the location where the wafer starts to conduct. The increased temperature at that spot leads to further increase in current, so that the device overheats locally. This may lead to destruction and is known as filamentation. SiC devices are expected to be less sensitive to the phenomenon and investigations have shown that SiC thyristors turn on more homogeneously than their Si counterparts [14] . Furthermore, SiC has an increased heat conductivity compared to Si. Since the spreading process is mainly determined by diffusion, this might increase spreading velocity. The proposed cell topology for high-voltage thyristor-based devices can be seen in Fig. 3 . Due to the reactor, an RCD snubber circuit is needed to dissipate the energy stored in L cell when the cell is commutated from insertion to bypass. The increase of cell voltage to the level of UHV SiC devices comes with an increase of the stored energy in the capacitor. Energy storage requirements for MMCs have been investigated in [15] and a lumped form, (1), for the sizing of the cell capacitors has been proposed in [16] . The parameter k Δ is the permitted voltage fluctuation of the cell capacitor, in this paper assumed to be ±10%. If the cell voltage is increased, the required capacitance decreases by the same factor. Thus, the stored energy in the capacitor increases by that factor. Since the stored energy is proportional to the volume of the capacitor, the use of 33 kV SiC devices would increase the capacitor volume per cell by a factor of roughly ten, compared to designs using 3.3 kV IGBTs. The total capacitor volume of the converter remains unchanged, since the amount of cells is reduced by a factor of ten.
It is possible that di/dt limits of thyristor-based UHV SiC devices will be higher than those of their Si pendants. High-voltage SiC GTOs for pulsed power applications have achieved di/dt above 8 kA/μs [17] .
Since there is no data on di/dt requirements of conduction-optimized UHV SiC bipolar devices available yet, it is assumed that the current slope has to be limited to 1 kA/μs, as for current high-voltage Si IGCTs [18] . Hence, the size of L cell increases linearly with the cell voltage. It might also be determined by the fault handling concept, discussed in the following section. Fault handling concept HVDC transmission systems are required to operate reliably between maintenance intervals. Due to the sheer amount of components in such converters, a fault handling concept has to ensure reliable operation of the system, even if components fail (Table II) . The cell redundancy needed for an MMC can be determined by the Failure in Time (FIT) rates of the used components, as investigated in [12] , where the reliability of a wire-bonded module IGBT implementation and a press pack IGCT implementation has been compared. Until UHV semiconductors are available it is difficult to estimate FIT rates. If these devices achieve similar FIT rates as current Si IGCTs, the reduced amount of auxiliary components will lead to an increase of converter reliability. Due to the low number of cells per arm when using HV cells, the failure of a cell should be avoided at all cost. 
At the cell level, shoot-through faults have to be handled in a safe manner. Shoot-through occurs if the cell capacitor is quasi-short-circuited by a failure of the half-bridge. The resulting discharge is a damped oscillation (as seen in Fig. 4 ) characterized by the cell voltage, cell capacitance, inductance (parasitic or in form of a di/dt reactor), and resistance (of the bus bars and the semiconductors). WBM IGBT failure comes with arcing and an evaporation of the gel used in the package. Hence, it is necessary to provide an explosion-proof housing for every cell [20] . There is no di/dt limitation reactor needed in IGBT cells. The rise of the shoot-through current is only limited by the parasitic inductance. The subsequent failure of the WBM leads to destruction of the cell.
An inherent protection for thyristor-based cells is the di/dt reactor. Instead of designing the reactor according to the di/dt limitation of the semiconductor, the inductance can be chosen higher to decrease maximum surge current. This comes at the cost of increased switching losses, as illustrated in Fig. 6 , where the di/dt reactor has been increased up to ten times its otherwise needed value. It is important that the whole loop, including the di/dt reactor, the capacitor, the semiconductor devices, and the bus bar construction is built in a mechanically robust manner, in order to withstand the mechanical forces during shoot-through failures. Such shoot-through current can be seen in Fig. 4 . For the 1650 V IGBT cell, a parasitic inductance of 100 nH was assumed. The 16.5 kV SiC GTO cell, employs a 16.5 μH reactor (limiting di/dt to 1000 A/μs). The resistance of the semiconductor devices behaves non-linearly and arcing introduces another level of complexity. For simplicity the resistance caused by semiconductors has been assumed to be 1 mΩ and constant.
The peak current is significantly lower for the SiC GTO cell, despite its higher stored capacitor energy. Commercially available Si IGCTs can survive surges with peak currents of 50 kA. It might be possible that future SiC devices might be capable of surviving, or even turning off, a short-circuit current. If only one device in a half bridge fails, the other could be blocked as soon as the fault is detected. However, until such evidence has been presented it has to be assumed that the complete energy stored in the cell capacitor has to be dissipated. The main issue for designing MMCs with HV cells becomes clear, when combining the energy equation for capacitances and eq. (1):
The three parameters to adjust shoot-through energy are converter transmission power, permitted cell voltage fluctuation, and the amount of cells. The energy stored in one 16.5 kV cell designed according to (1) and Table I amounts to 167 kJ, whereas the 1650 V cell contains 16.7 kJ. The dissipated heat and the mechanical forces during a shoot-through failure can be expected to be very challenging for the cell design. At approximately 0.4 ms, the IGBT cell has already dissipated its entire energy. The high-voltage cell has only dissipated a small fraction of its total energy at this point, 8.8 kJ. The bypass thyristor T 1 can be fired to take over the shoot-through current. As seen in Fig. 4 , the RCD snubber of thyristor-based cells can also dissipate some of the total energy. This can be adjusted by the choice of the resistance in the snubber. Table I ) can be seen in Fig. 5 . The 3.3 kV Si IGBT is a WBM from Mitsubishi (CM1500HC-66R) with an integrated diode. The 4.5 kV Si IGCT and diode are PP devices from ABB (5SHY35L4521, 5SDF10H4503). The loss data for the theoretical SiC GTO has been calculated with the formulae from [1] , and its active area was scaled to the size of the 4.5 kV Si IGCT. The loss data for the SiC diode has been computed with empirical formulae given in [21] , and scaled to the size of the 4.5 kV Si diode. Note, that the 3.3 kV Si IGBT does not have the same chip area as the other two examples. The MMC loss model is implemented in Matlab. Current and voltage waveforms for one converter arm and all individual submodules are computed, using phase-shifted carrier modulation. Switching and conduction losses are calculated for each semiconductor. The RCD snubber-circuit losses are included in the switching losses and the switching frequency is set to 150 Hz.
The UHV SiC GTO is advantageous in terms of conduction losses, but performs poorly in terms of switching losses. The SiC device loss data is based on analytical and empirical models, thus purely theoretical. However, it indicates that MMCs employing a low amount of high-voltage cells might be competitive in comparison to todays technologies. Table I : total losses (left), conduction losses (middle) and switching losses (right)
Harmonic distortion
The grid-side current harmonics are partly determined by the converter, and the characteristics of the transformer and the grid. The reduction of the amount of cells in an MMC arm comes with an increase of total harmonic distortion (THD) at the grid connected to the converter. For comparability and simplicity, the arm voltage of the MMC is used as an indicator for harmonic distortion. Phase-shifted carrier modulation has been used and the cell capacitor voltage is assumed constant. For the calculation of THD, only the first 100 harmonics are considered (according to IEC 61000-3-6). Fig. 7 shows THD as a function of the amount of cells per converter arm. It can be seen that even for a relatively low number of cells the THD is in an acceptable range of approximately 1 %. The pulse number can be slightly increased to shift the harmonics to higher frequencies. For even higher pulse numbers a soft switching cell topology, as presented in [22] , can be used. Therefore, MMCs with extremely low number of cells per arm (< 40) could still maintain acceptable harmonic performance. The sudden drop, seen for N p = 3.5 and N p = 4 results from harmonics being shifted beyond the order of 100. More detailed simulations have been carried out in [23] . As indicated in Fig. 9 , the clearances have been determined for distances between converter cells (I), to bus bars, between converter arms or phases (II), and for distances from arm to wall, ceiling and floor (III). For simplicity a value of 0.55 cm/kV is assumed (taken from [24] ) and the maximum voltages during normal operation have been used for the calculation. A proper insulation coordination including fault cases and additional safety margins would be too extensive for the scope of this paper. The maximum height of the converter was set to 4 m, plus clearances to floor and ceiling, resulting in 11 m. Maintenance corridors for the exchange of individual cells have been considered, however, necessary clearances are likely to be much larger. Note, that layouts (b) and (c) feature a significant advantage to layout (a): the cells can be accessed and maintained from below the arm, while layout (a) requires access from the side. Table I ). Since arm-to-arm clearances make up for a large portion of the total footprint, a reduction of distance (II) is investigated. This could possibly be achieved with insulation barriers hanging from the ceiling (IV). The layouts with reduced clearances are indicated in Fig. 10 by the addition of "RC". The effect on layout (a) is limited, due to the aforementioned maintenance corridors next to the converter arm, whereas layouts (b) and (c) benefit significantly, leading to additional 10 % of volume reduction. Although this is a simplified analysis, it can be concluded that there is a significant potential for volume reduction. This is possible with layouts used today, by simply reducing the amount of cells and increasing their voltage accordingly. The proposed layouts (b) and (c) benefit from the reduced complexity with high-voltage cells, although only for a small range of N cell . 
Conclusion and future work
The models used in this paper indicate that UHV SiC bipolar devices enable high-voltage converter cells (without series connection of devices) for HVDC applications. The cell concept features conductionoptimized SiC devices in robust press-pack housings. Furthermore, these cells are shown to be suitable for MMCs. According to the models presented here, there is a potential for converter volume reduction by approximately 50 to 65 %, compared to converters employing a large amount of cells. This may translate to reduced real-estate cost and reduced investment cost for structural construction (e.g. converter hall, roof). Furthermore, the points of failure are reduced resulting in better maintainability. Significant improvements in converter reliability could be possible, due to the reduced amount of drivers and auxiliary electronics. These converters are competitive with today's implementations in terms of losses, with expected efficiencies around 99.8 %. Harmonics can be controlled to an acceptable level of 1 % THD for a low amount of cells around 40 per converter arm.
